Cooperative Analog and Digital Signal Processing : Georgia Institute of Technology  
About Us Key Technologies Research Projects Researchers Publications Topic Abstracts Teaching
group snapshot 2 group snapshot 1 group snapshot 3

Field Programmable Analog Arrays

Abstract

Cooperative analog-digital signal processing (CADSP) is directed at allowing freedom of movement of the partition between the analog and digital systems. By allowing more of the computation to be performed in low{ power analog circuits, cooperative analog-digital signal processing enables advanced signal processing functionality for very low-power systems and smart sensors. However, development and characterization of advanced analog VLSI systems is a lengthy process requiring a high level of expertise. This makes it difficult and time-consuming to perform research and develop applications of the technology. Research Program: The research plan entails the development of a very high-density field-programmable analog array (FPAA) based on floating-gate analog circuits. This FPAA device will be used in conjunction with a traditional digital field-programmable gate array (FPGA) for rapid development and testing of CADSP systems.

Support

  • This work is supported by the National Science Foundation award #0347792

Publications

  • Tyson S. Hall, Christopher M. Twigg, Jordan D. Gray, Paul Hasler, and David V. Anderson, "Large Scale Field Programmable Analog Arrays for Analog Signal Processing", IEEE Transactions on Circuits and Systems I, vol. 52, (2005), p. 2298. pdf
  • Tyson S. Hall, Christopher M. Twigg, Paul Hasler, and David V. Anderson, "Developing Large-Scale Field-Programmable Analog Arrays for Rapid Prototyping," International Journal of Embedded Systems, vol. 1, no. 3/4, pp. 179-192, 2005. pdf
  • Tyson S. Hall, Christopher M. Twigg, Paul Hasler, and David V. Anderson, "Developing Large-Scale Field-Programmable Analog Arrays," in Proc. 18th International Parallel and Distributed Processing Symposium, Santa Fe, New Mexico, April 2004. pdf
  • Tyson S. Hall, Christopher M. Twigg, Paul Hasler, and David V. Anderson, "Application performance of elements in a floating-gate FPAA", Proceedings of the International Symposium on Circuits and Systems, Vancouver, Canada, vol. 2, (2004), p. 589. pdf
  • Shyam Subramanian, David V. Anderson, Paul Hasler, Bradley A. Minch, "Synthesis of MITE Log-Domain Filters with Unique Operating Points", IEEE International Symposium on Circuits and Systems, 2005, vol. 2, (2005), p. 996. pdf
  • I.F. Baskaya, S. Reddy, S.K. Lim, and D. Anderson, "Hierarchical Placement for Large-scale FPAA", International Conference on Field Programmable Logic and Applications, vol. 1, (2005), p. 421. pdf
  • Faik Baskaya, Sasank Reddy, Sung Kyu Lim, Tyson Hall, and David V. Anderson, "Mapping algorithm for large-scale field programmable analog array", ACM International Workshop on Physical Design, vol. 1, (2005), p. 152. pdf
  • Faik Baskaya, Sasank Reddy, Sung Kyu Lim, and David V. Anderson, "Placement for large-scale floating-gate field programmable analog arrays", IEEE Transactions on Very Large Scale Integration Systems, vol. 14, (2006), p. 906. pdf
  • Shyam Subramanian, Paul Hasler, Bradley Minch, and David Anderson, "Optimal synthesis of MITE translinear loops", Proceedings of the International Symposium on Circuits and Systems, vol. , (2007). pdf
  • Shyam Subramanian and David Anderson, "2-MITE product-of-power-law networks", Proceedings of the International Symposium on Circuits and Systems, vol. , (2007). pdf
  • Peng, SY; Hasler, PE; Anderson, DV, "An analog programmable multidimensional radial basis function based classifier", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, vol. 54, (2007), p. 2148. pdf
  • Ozalevli, E; Huang, W; Hasler, PE; Anderson, DV, "A reconfigurable mixed-signal VLSI implementation of distributed arithmetic used for finite-impulse response filtering", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, vol. 55, (2008), p. 510. pdf
  • Ozalevli, E; Huang, W; Hasler, P; Anderson, DV, "VLSI implementation of a reconfigurable mixed-signal finite impulse response filter", 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, vol. , (2007), p. 2168. pdf
 
back to Research Projects